zachjs / sv2v

SystemVerilog to Verilog conversion
BSD 3-Clause "New" or "Revised" License
540 stars 52 forks source link

fix common_module_item to include deferred_assertion_item #178

Closed saw235 closed 3 years ago

saw235 commented 3 years ago

Thank you very much for your contribution! Most of my comments here are minor nits aimed at preserving the style within this file.

In addition, we need a test to ensure this support works and is maintained in the future. Testing for assertions should be in the existing nosim test suite.

Added a few test cases in nosim/assert.sv