zephyrproject-rtos / zephyr

Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware architectures.
https://docs.zephyrproject.org
Apache License 2.0
10.84k stars 6.6k forks source link

drivers: clock_control: stm32 common: wrong PLLCLK rate returned #47105

Closed str4t0m closed 2 years ago

str4t0m commented 2 years ago

Describe the bug The clock_control_get_subsys_rate() calls returns the wrong frequency value for the PLLCLK clock source on the affected STM32 targets. This is a result of using the wrong PLL source frequency in the calculation.

Expected behavior As long as the PLLCLK is enabled, the correct frequency value should be returned otherwise 0.

Impact The PLLCLK frequency can't be queried on most SOCs of the stm32_ll_common driver. Affected: STM32G0, STM32G4, STM32L0, STM32L1, STM32L4, STM32L5, STM32WB, STM32WL.

Logs and console output N/A

Environment (please complete the following information):

str4t0m commented 2 years ago

I will soon open a PR resolving this as a followup to #47102.

FRASTM commented 2 years ago

@str4t0m do you have a PR for this ?

str4t0m commented 2 years ago

@FRASTM Yes I had prepared something, I think it should still be applicable without change.

Update:

Will be closed in #48171