Closed bdesterBE closed 1 year ago
It appears that void config_enable_default_clocks(void)
function of the drivers/clock_control/clock_stm32f1.c does enable the PWR domain clock
( zephyr version v3.4.0-rc3)
This issue has been marked as stale because it has been open (more than) 60 days with no activity. Remove the stale label or add a comment saying that you would like to have the label removed otherwise this issue will automatically be closed in 14 days. Note, that you can always re-open a closed issue at any time.
Describe the bug When attempting to enable to the LSE for use with an STM32F105RCT6, application code with hang on the following line found in
clock_stm32_ll_common.c
.This appears to be the same behavior observed in #56449. I am just assuming that this issue would occur for all F1 series chips.
It may also be worth noting here that I'm guessing LSE has not been fully tested on F1 series chips yet, as its
&clk_lse
devicetree node found instm32f1.dtsi
does not havest,stm32-lse-clock
set for itscompatible
property (and also lacks the requireddriving-capability
property therefore).To Reproduce Steps to reproduce the behavior:
status = "okay";
added as a property in an STM32 F1 series &clk_lse devicetree nodeEnvironment OS: macOS Toolchain: zephyr-sdk-0.15.2 Zephyr Version used: v3.2.99-ncs2