Fix several unsafe latches and incorrect write behavior

[jakubcabal]

There are a few fixes and changes that will allow compatibility with SDRAM memory on the CYC1000 FPGA board. I tested your SDRAM controller in HW using my design https://github.com/jakubcabal/sdram-tester-fpga. Thanks