-
It seems there are some variants of GD32VF103CBT6.
dfu-util --list output of bare chip available in the market.
```
Found DFU: [28e9:0189] ver=0100, devnum=15, cfg=1, intf=0, path="1-4", alt=0, n…
-
### Operating System
Linux
### Board
Sipeed Longan Nano
### Firmware
examples/device/cdc_msc
### What happened ?
Follow up to @KarlK90 's #959 PR:
The cdc_msc example have the cd…
-
I started porting tinyuf2 (great project!) to the RISC-V GigaDevice GD32VF103 on the Sipeed Longan Nano Board, which has supposedly the same USB OTG peripheral as the STM32F105/107 or STM32F4s. Flash …
-
After the most recent merge #976 the difference with upstream version used looks like so (some differences are omitted):
```
> git checkout 1f512eac32e614e893565741f93ea3739a522797
...
> git diff …
en-sc updated
10 months ago
-
Can you please share your cfg file for openocd. I used stm32f1x.cfg on GD32F103C8 but unsuccess.
Also, gd32f103.dap 0x4 0x00 can the command be replaced with stm32f1x.dap 0x4 0x0?
-
OS:Linux 10 buster
kernel:4.19.0-6-amd64
target device: GD32FV103C8T6
tool chain: riscv nuclei toolchain
Hi,
I'm beginner for embedded system,I want to use risc-v tool chain to build .bin file …
-
CSR_MCOUNTINHIBIT is reset back to 0x05 after executing function libc_init_array https://github.com/riscv-mcu/GD32VF103_Firmware_Library/blob/12b61d1bf29afbee8ec4eee81cdbf1bd9f89470a/Firmware/RISCV/en…
-
Since https://github.com/riscv-mcu/GD32VF103_Firmware_Library/pull/3 was merged this is critical to support C++ development.
Please update the `framework-gd32vf103-sdk` package accordingly.
-
Hi.
I am curious about what blocks the usage of the following SVD file:
https://raw.githubusercontent.com/sipeed/platform-gd32v/master/misc/svd/GD32VF103.svd
.
A part of campaign for supporting …
-
## Introduction
There is community interest to add support to GigaDevice SoC Vendor in Zephyr. Community members have intentions to support both ARM and RISC-V SoC's. This RFC was opened to serve a…