-
The JTAG config seems to be broken. See here:
```
[ 157.458035] runme.sh[1181]: Info : TAP riscv.cpu does not have valid IDCODE (idcode=0xfffffffc)
[ 157.464833] runme.sh[1181]: Info : TAP auto…
-
Hello,
Have you had the chance to implement JTAG ? I tried using a ESP-PROG, connected to IO12, IO14 and IO15. I then connected to IO13 directly on the ESP module and removed R37. I tried with Plat…
-
If, in your JTAG chain, you have more than one TAP with the same IDCODE, you can only access SLD nodes on the first chain.
For example, you have two identical Altera FPGA chip, say S10s, on the jta…
-
This can be achieved per the TRM (page 942).
The first part would eliminate the need to enable the internal PHY alongside with Wi-Fi which apparently is not recommended per the manual.
The secon…
-
您好,我下载了这个工程在执行第一个step的时候出现了jtag0 faild的问题,错误信息为:
jtag0: Failed to bind socket: Address already in use (98)
jtag0: Unable to create TCP server on port 44853
情况如下图:
![11](https://github.com/chen…
-
Is it possible to use JTAG with this dev board? How?
According to [document in this repo](https://github.com/sipeed/M0S_BL616_example/blob/main/docs/source/get_started/debug.rst) pins needed for JTAG…
-
Has anyone had any success getting JTAG working?
I've got the sipeed SLOGIC and setup the pinmux for JTAG, but it can't be detected....
-
JTAG mode does not work with stlink. Check if swapping TDI with TDO works.
-
When I try to connect to the core using JTAG, I can detect the version of RISC-V, but I cannot use CPU halted, which leads to a connection failure. How can I resolve this issue?
![微信图片_20240517114251…
-
With the automation provided by JusTAG, we're very close to being able to do push-button updates to the register map (i.e., edit markdown files and regenerate the JTAG implementation.) However, there…