-
The current tuple syntax involves several kinds of boilerplate:
- Getter/setters are very verbose [1], which decreases readability.
- Sometimes it is difficult as a human to parse the getter/sette…
-
Kernel warning when booting `riscv-linux-4.15` branch in latest QEMU with SMP enabled.
```
static void riscv_irq_enable(struct irq_data *d)
{
struct riscv_irq_data *data = irq_data_get_i…
-
# 内核第一条指令（实践篇） — rCore-Tutorial-Book-v3 3.6.0-alpha.1 文档
[https://rcore-os.github.io/rCore-Tutorial-Book-v3/chapter1/4first-instruction-in-kernel2.html](https://rcore-os.github.io/rCore-Tutorial-Bo…
-
The binutils linker currently performs a zero-page optimization (near zero address relocations using `R_RISCV_PCREL_HI20`, `R_RIRSCV_PCREL_LO2{I,S}` are rewritten to a `lui` + `addi` form. lld does n…
-
Hello, and thank you in advance for your time.
I am trying to compile Opus audio codec for a RISC-V target (Here the source https://github.com/xiph/opus).
First, I compiled with a RISCV-GCC rele…
mp-17 updated
2 months ago
-
Hi,
I am a student working under professor Kun-Chih(Jimmy) Chen.
We are currently working on a project that would use OpenPiton.
When we were building the files, it seems that the link doesn’t wor…
-
Keep in mind that this will be no small undertaking. Unless you're a schizophrenic with 10 years of free time, we should start with minimalist goals, e.g.
- instead of re-targeting the x86_64 HolyC…
-
Hello,
I'm trying to use instructions from this git repository to build with yocto but I'm getting errors. Running setup.sh gives errors:
`Adding layers
NOTE: Starting bitbake server...
ERROR: Var…
-
https://github.com/starfive-tech/u-boot/blob/62eeb016d65b6872408d9e5384cd9626aee8ff2a/include/configs/starfive-visionfive2.h#L90
This has two issues:
1. mmc0 is the eMMC not the SD card
2. There …
-
Basic idea is to create something low-level, like LLVM Bitcode or WebAssembly, to create the HDL compilers emit the code in this format, which will be fed to the routers/synthesizers after. This will …