-
I'm creating a recipe of OpenMVG for conan package manager and I had a hard time to successfully cross-build from macOS Intel to macOS M1.
Currently OpenMVG automagically enables SSE2 intrinsics (f…
-
### Actual Behavior
On Ubuntu 19.10, with latest Miniconda (Miniconda3-py39_4.9.2-Linux-aarch64) on a Raspberry Pi 4,
importing `hashlib`fails with "Illegal instruction (core dumped)".
ED…
-
I'm using the two examples listed in this repo. Stats are for 1a6b9fd52.
The minimal example consists of a velocity-verlet integration of non-interacting particles in a harmonic trap. It consists o…
-
@Gumi-presentation-by-Dzh My computer configuration is Intel(R) Xeon(R) CPU E3-1245 v3 @ 3.40GHz, I'm working on a virtual machine ubuntu 16.04, and I can't run a program on HME successfully, is it du…
-
hello,
If i want to customize a multi cycle instruction，what should i do? Do the same thing as custom single cycle instructions?Can spike simulate the number of running cycles？I tried to use rdc…
qs132 updated
3 years ago
-
| | |
|--------------------|----|
| Bugzilla Link | [PR26418](https://bugs.llvm.org/show_bug.cgi?id=26418) |
| Status | NEW |
| Importance | P normal |
|…
-
| | |
| --- | --- |
| Bugzilla Link | [18603](https://llvm.org/bz18603) |
| Version | trunk |
| OS | Linux |
| Reporter | LLVM Bugzilla Contributor |
| CC | @atrick |
## Extended Description
-O3 s…
-
**BEFORE SUBMITTING YOUR ISSUE, PLEASE LOOK AT THE PINNED ISSUES AND USE THE SEARCH FUNCTION TO MAKE SURE IT IS NOT ALREADY REPORTED. ALWAYS COMMENT ON AN EXISTING ISSUE INSTEAD OF MAKING A NEW ONE.**…
-
| | |
| --- | --- |
| Bugzilla Link | [42307](https://llvm.org/bz42307) |
| Version | trunk |
| OS | Linux |
| Attachments | [X86ScheduleBarcelona.td](https://user-images.githubusercontent.com/88600…
-
With the addition of the new Ice Lake AVX-512 instruction support in Avo, I've encountered a couple of wrinkles in the naming of the required CPUID features for a given function generated by Avo and t…