-
Review the existing UECs, and develop a comprehensive list of the necessary skims needed to run the ARC CT-RAMP model.
-
It would be good to clean-up the reading and processing of input data (i.e. the default namespace) now that pipelining is implemented. This means:
- creating new model steps for loading and proce…
-
The example throws a YAML error immediately because yaml.load without specifying the "Loader=" keyword argument is deprecated. We need to update our usage of pyyaml or specify a specific version in s…
-
it would be good to speed up the slow processors - most likely the od processor. We can test with the full [Oregon Metro example data set](https://github.com/MetroModelingServices/metro_mce) and set …
-
It might be worthwhile to have a load_data_processor that reads the csv data files into an hdf5 store and then the individual processors could read their input from the store (a la activitysim.)
This…
-
https://github.com/ActivitySim/activitysim/blob/b9c51b94e3dae678eb493957e0c3bb307216fde8/activitysim/core/config.py#L48
https://github.com/ActivitySim/activitysim/blob/b9c51b94e3dae678eb493957e0c3b…
-
@danielsclint - make sure to describe the data table / column dependencies between model steps. For example, the non_mandatory_tours example table has the following number of rows and columns after e…
-
Currently all NAICS columns are string type. Performance (and perhaps memory) suffers for very large datasets when the strings (e.g. NAICS) could be factors
For performance, they should be factors.…
-
The setup depends on the RSGInc ActivitySim fork that includes an 'inject' module in activitysim.core. This module does not exist in the pypi version of ActivitySim.
https://github.com/RSGInc/popul…
-
@stefancoe - FYI- a colleague just sent this and I thought many of you might find it useful. Some very easy steps to increase python performance on intel chip sets.
- https://software.intel.com/en…