-
The ERROR:
---
OSError: Unable to find any of the cross compilation toolchains:
- riscv64-unknown-elf
- riscv64-unknown-linux-gnu
- riscv32-unknown-elf
- riscv32-unknown-linux-gnu
- riscv64-elf…
-
Hi @tcal-x ,
I've tried to profile some cfu-function calls for my accel. design and as well as for a "test-setup". I'm seeing some unusually high cycle times. For ex:- Using the basic template cfu.v …
-
Is it time to switch to CFU Playground to Symbiflow as the recommended tool for Arty A7?
-
Problem:
```
$ openFPGALoader -b arty_a7_35t /home/foo/git/external/f4pga-examples/xc7/counter_test/build/arty_35/top.bit
unable to open ftdi device: -4 (usb_open() failed)
JTAG init failed with…
-
OS system : Ubuntu 22.04 ( Vivado v2024.1 64-bit )
project release : commit cdca76bbeebe8ea02333fd41829ffdf69d21a03c ( Linux kernel 6.9.6 )
project build : make CONFIG=rocket64b1 BOARD=arty-a7-100t…
-
Hi,
I was wondering how you chose arty_a7 for the sample projects? Why you didn't choose the zen board?
Thanks
-
With an arty_a7_100t board, I am not able to write or erase flash.
Loading an image directly to the FPGA works.
Using openFPGALoader, current master, f964c33.
On the first attempt, I got:
```
…
-
Hi,
We are using axi lite ethernet interface with our own riscv processor (running @50MHz) in our arty a7 board. When we tried with provided examples, the self test, polled example, ping request tes…
-
I generated a litex SoC and deployed it to a Digilent Arty using this command:
```
python3 -m litex_boards.targets.digilent_arty --bios-format float --cpu-type femtorv --cpu-variant gracilis --vari…
-
Hello ^^
So, I am trying to run microwatt on Arty a7. (final goal)
But I am not able to run "fusesoc init" for some reason
It says:
usage: fusesoc [-h] [--version] [--cores-root CORES_ROOT] …