-
This issue is a reminder to regularly review code and
- push tested code to upstream projects where possible.
- separate i) system requirements (readily available from upstream), ii) customization …
-
Playing about with the current pyton code for submitting jobs, seems unstable once the number of boards is scaled up.
Really the RS232 interface could do with a BFGminer plugin.
-
https://libera.irclog.whitequark.org/litex/2021-10-20#31037395;
-
自己2012年开始接触FPGA,那个时候最希望的就是有一个自己的FPGA板。后来在FPGA课程老师的帮助下,申请了一个学校项目,利用项目经费自主设计了一个cyclone iii开发板。
虽然板子设计的比较丑,但至少有自己的FPGA板了。后来利用这个FPGA板,自己完成了本科毕业设计,还顺便获得一个学校优秀毕业设计。
研究生以后,导师有充足的经费,买了功能更强的板子,自己设计的FPGA板也就成为…
-
Hi
I want to realize the SMP Linux on two core ,so how to configure the ariane.dts,and i dont kown how do this interrupts of Peripherals connect with PLIC, the interrupt number is how to defi…
-
http://www.elecfans.com/emb/fpga/20170210483296.html
http://xilinx.eetrend.com/blog/2022/100561106.html
7系列FPGA是Xilinx新推出的基于28nm工艺的FPGA,其中包含三个系列:ArTIx、Kintex和Virtex。因项目要使用kintex7为平台做设计,需要对其内部结构做了研…
cisen updated
2 years ago
-
The following steps are similar to those outlined in https://github.com/kintex-chatter/xc7k325t-blinky-nextpnr/blob/main/README.md. I repeat them explicitly below, since there have been different erro…
-
It is a nice generic cable that can be used for multiple boards based on STM32.
How hard would be to add support to it?
Refs:
- https://www.segger.com/products/debug-probes/j-link/
- https://w…
-
Tried to execute code (the one in the Xilinx repository) with newest version of RFNOC after having applied your patch to uhd-fpga. However the design does not synthesize.
I believe that the changes…
-
In push https://github.com/SymbiFlow/prjxray-db/commit/a11a64c2fd2627dea6fe596ab24775519b0e5012 it seems a bunch of stuff disappeared.
I believe the PLL changes were expected but there seems to ha…