-
I am getting the below error while running a gerber zip file exported from OrCAD
SystemError: Ambiguous layer names: top copper (Assembly_top.art, place_bound_top.art, TOP.art), bottom copper (assem…
-
Hi there. My name is Niki. I'm PCB and 3D designer and I have been making many /mostly analog/ projects for over 15 years.
I checked your project. It looks good. I think to modify it a little bit th…
-
سلام و عرض ادب خدمت استاد گرامی
محاسبه قطعات و شبیه سازی مدار طبق ویدئو
**#**aKaReZa 72 - RC…
-
Hi!
In [USB-A_schematic.pdf] there seems to be a typo in USB plug traces. Signal wires should be alternate to power, not adjacent.
Is: `5V, D+, D-, GND`.
Should be: `5V, D-, D+, GND`.
[USB-A_sch…
-
# Motivation/Description ⛰️
The MCU needs a way of keeping track of time as the STM32 will require a clock in order to function properly.
# Next Steps 🚶
- [x] Review the clock implementation on…
-
It would be nice to have an output and/or input for some form of EDA type netlist, whether in SPICE type format, Protel/Altium format, Kicad format, eagle format, etc.
If people want this feature…
-
I have recently discovered this website containing SPICE models for different devices: https://fotoelektronika.com/spice-models/ The most of these models could be converted to Qucs-S libraries. The mo…
-
Hi,
I am working on an initial reports module that would allow engineering docs to be created in a collaborative manner. Take a characterization report, someone would own scan, someone BIST, etc. …
-
Currently at opening the port, the timeout for the serial interface is set to 0.1s ([sender.py](https://github.com/vlachoudis/bCNC/blob/master/Sender.py#L541)).
This value seems to be on the borderli…
-
Currently, multi-symbol components are treated as multiple components in the BOM. They should instead be treated as one component, as there is physically only one.
For Altium, I can't see a way to …