-
This happens from time to time.
When asserting STP in the end of TX, all the data lines are supposed to be 0x00 (or 0xFF in some cases), but in steady state.
Instead, from time to time a short spike…
-
Hi, I would like to standardize the use of data bus.
Today, some libraries initialize the bus when else lets the user do it.
This becomes confusing and error-prone for the user when using multiple l…
-
### Describe the Bug with repro steps
1. Create a new Logic App Project
2. Add a workflow to your local project
3. Open the workflow.json file in designer and author a new workflow
a. Add http r…
-
Dear CarlosGS20,
I hope this message finds you well. I have been working with the line data you kindly published on GitHub, and I appreciate the effort and detail that went into making this resourc…
-
I am working on a specific epd which requires to read data from the MOSI line after sending a command but switching the CS pin between each byte. It's unclear to me if this is even achievable with the…
-
There is a bug in the OPF formulations when branches are inactive.
We correctly skip all branch-level constraints when a branch is inactive.
However, the corresponding variables still appear in po…
-
Figured it might be useful to thread this for others.
Built with this.
```
% python3 make.py macOS clean submodules mpy_cross DISPLAY=sdl_display INDEV=sdl_pointer --heap-size=8388608
chmod…
-
Hi. I'm a big fan of bustimes.org and use it most days. I wonder if anything can be done to fix this rather annoying feature. I suspect it originates from the operator.
I often use Arriva Herts and…
-
Currently I'm using a few different member variables which act as either the address or data bus. e.g. cpu->operand sometimes acts as the data bus, as does cpu->unmodified_data.
Reason for this cha…
-
MOS currently has separate sets of I/O API calls for files, UART1, and i2c. they all support very similar APIs, performing very similar functions.
It would make sense to support unified I/O, allow…