-
Hello, when I try to change Ara hardware configuration to 16_lanes error alert like below
my command is
cd hardware
make clean
make verilate config=16_lanes
Error is like below.
What is th…
-
Hi Assignees,
I met an error when i run "make verilate". Here is the error:
```
$ make verilate
Makefile:80: "Specified QuestaSim version (questa-2021.2) not found in PATH /home/sy/intelFPGA_…
-
Hi @thinkoco
Could you tell me how can create De1-SoC linux image with OpenCL driver and init_opencl_.sh file? I have spent a lot of time looking for any documents about it but i couldn't find anyth…
-
I wanted to install QuartusProgrammer-21.1 on my rpi using box64. Installation process went through without a problem but when I tried to run quartus I got a message:
```
The Quartus II software i…
-
The toolchain I am using is "pulp-gnu-toolchain", link it to path in the cmake_configure file and have all the dependencies I need except ModelSim, but will not generate a ModelSim test file so it sho…
-
Hi,
When I design my own afu module, I modify the platform config to set "uClk_usr" as the clock in "local memory" and set "pClk" as the clock in "cci-p", here is my platform config:
```
"class…
-
Hi everyone!
I installed opam from Ubuntu PPA. I am running into this problem with `opam init`:
```
$ opam init
No configuration file found, using built-in defaults.
Checking for available re…
-
I am not clear if users can enable kernel SIMD vectorization and compute-unit duplication, which are available in Intel OpenCL SDK for FPGA, in the oneAPI FPGA flow.
Thanks
-
Setup default / blank user details and EDA tool pointers in the release.
HDLGen: will detect these default settings on startup and auto-open the setttings menu to direct the user to change the detail…
-
# Environment
```
Windows build number: 10.0.19041.264
Your Distribution version: Ubuntu 20.04
Whether the issue is on WSL 2 and/or WSL 1: WSL 2
```
# Steps to reproduce
```
sudo ip link set…