-
## troubleshooting
### Xilinx JTAG Programmer (USB) cable not found
> [!IMPORTANT]
> ***Only Platform Cable USB II
Platform Cable USB Model: DLC9G is supported!!!!!!!!!!!!***
> ~~do not use digi…
-
When I run the following simulation command, it stops all the time.
```
./scripts/run-verilator.sh --debug mobilenet
This emulator compiled with JTAG Remote Bitbang client. To enable, use +jt…
-
Explore the options to use the BL702 onboard the TANG NANO 1k as a dual UART+JTAG. Compare the TANG schematich agaings the dual uart schematic on sipeed github.
Try to reflash the BL702 on board the …
-
Given that we already swap probe programs in and out of PIO on the fly, it would be easy enough to add JTAG support.
How does PIO assist in this scenario - is the DAP protocol sufficiently high-lev…
P33M updated
6 months ago
-
### Development Kit
LuatOS ESP32-C3
### Module or chip used
ESP32c3
### Debug Adapter
directly connected USB
### OpenOCD version
v0.12.0-esp32-20240726 (2024-07-26-15:19)
### Operating System
…
-
Not very sure if this belongs here or `espflash`. The issue is simple. `espflash` can use the DTR signals to reset the board to flash mode before flashing. However in `esp-backtrace` we halt both core…
-
The jtag_dmi_agent supercedes the jtag_riscv_agent work and provides a more ergonomic way to access the chip over JTAG. As a step towards tech debt reduction, we should replace it with jtag_dmi_agent …
-
I'm trying to use cmsis-dap + jtag protocol to debug my riscv chip, but probe-rs reports the following error:
```
Running `probe-rs run --chip HPM5361 --protocol jtag --chip-description-path …
-
### Description
- [ ] In `lc_ctrl_scoreboard.sv` https://cs.opensource.google/opentitan/opentitan/+/master:hw/ip/lc_ctrl/dv/env/lc_ctrl_scoreboard.sv ambiguous TODO on expanding for JTAG registers, …
-
It won't build without the CH347 library.
```
./bootstrap
./configure --enable-wlinke --enable-ch347 --program-prefix=/opt/openocdhacks/ --disable-werror
make
```
Error:
```
...
libtool: co…