-
There are a few issues preventing us from co-simulating TAPA output in staging builds now:
1. The execution fails with exit code 134, potentially due to time or memory limits (not yet investigated)…
-
Hi,
I would like to know if this Library will work any kind of FPGA, or if there must be a Controll unit such as an ARM next to the FPGA?
Regards
-
Hi,
I'm working on the PyTorch ResNet50 model, I'm using the Vitis-ai 2.5 version, KV260 platform with Petalinux 2022.1, DPU IP v4 (Vivado flow)
I compiled the ResNet50 model for 1 core B4096 …
-
### Describe the issue
Used the static quantizer on yolov8 architecture and the resulting model have changes in the shape of the weights which is not logical for example a layer original shape is (96…
-
您好,我遇到了和这个一样的错误。
![image](https://user-images.githubusercontent.com/6102202/127606772-206ebb6b-e06a-4811-986a-60c5a430af99.png)
错误现象:
open_run impl_1 ERROR: [Common 17-69] Command failed: Run 'im…
-
Currently TAPA's c-simulation relies on the system `g++`, which requires a long command line of `-I` and `-L`. The options are readily available in `tapa` command. And `/opt/tools/xilinx/Vitis_HLS/202…
-
Hello, I am trying to install the Alveo U250 software package for development only (I don't have the card) on WSL2 in Win11 Insider preview. Do I need to install the XRT module for development only? I…
-
Hi,
I am looking at quantization of a SlowFast model. The input, according to netron is 1x1x3x32x256x256. May I know if it is possible to perform PTQ on the model?
Do I just implement the Calibr…
MrOCW updated
2 years ago
-
-
I have a question about the non-pipelined version: Why do you use 7 FPGA cycles? Because when I run the design on my FPGA (Ultra96-V2), I get an interval of 5. I can use #pragma HLS PIPELINE II=4 inst…