-
under cmd.exe (and cygwin also, separately; both produce the same error) under .Net:
C:\Users\mwilson\src\niecza>run\Niecza.exe examples\gtk-clock.pl
Unhandled exception: System.Reflection.TargetExcep…
-
Currently the base spec says:
> Memory accesses by I/O masters can be coherent or non-coherent with respect to all hart-related caches.
However, nothing is said about what software should do in …
-
https://github.com/Admiral-Billy/Pokerogue-App/assets/11380627/a8656ebf-c906-4f01-9523-22cf7b7abc0c
When I launch the app from Ayn Odin 2, then I press the start button which opens the menu, the ap…
-
### 岗位ID
2、8
### 对岗位的认知
1.自身优势
拥有商业化IP核的使用经验（语音识别KWS挂载到无剑300soc平台并仿真调试），拥有嵌入式开发板的使用经验（zynq7000、全志D1、stm32），了解RISCV芯片基本原理，对一些商用芯片（C906\C910）的原理有一定了解。本科阶段完整编写过简单的五级流水线cpu，熟练掌握计算机组成原理，编译原理，操作系统等基础知识，…
-
### Zig Version
0.10.0-dev.2981+7090f0471
### Steps to Reproduce
I am trying to do some tests with the zig language using riscv vectorization, however both stage1 and stage2 are not supported.
The…
-
What kind of issue is this?
- [ ] **Question**.
This issue tracker is not the place for questions. If you want to ask how to do something,
or to understand why something isn't working…
-
Instruction set: `RV64IMAFDCVU` (`RV64GCV`)
Official Website (chinese): https://d1.docs.aw-ol.com/
Linux branch: https://github.com/smaeul/linux/commits/riscv/d1-wip
U-Boot branch: https://github.c…
-
### RT-Thread Version
master
### Hardware Type/Architectures
bsp/cvitek/cv18xx_risc-v/
### Develop Toolchain
GCC
### Describe the bug
`bsp/cvitek/cv18xx_risc-v/SConstruct` 中以下赋值操作看上去是没有用的，反而容易引…
-
https://private-user-images.githubusercontent.com/11380627/330327265-a8656ebf-c906-4f01-9523-22cf7b7abc0c.mov?jwt=eyJhbGciOiJIUzI1NiIsInR5cCI6IkpXVCJ9.eyJpc3MiOiJnaXRodWIuY29tIiwiYXVkIjoicmF3LmdpdGh1Y…
-
### Description
There are many components which are not responsive to mobile and other medias.
We can solve this issue in parts, this issue is a thread connecting those issues and we have to raise …