-
Regarding "FPGA SDRAM Communication: Avalon MM Host Master Component Part 3" wiki page.
It's better to reserve the memory with device tree instead of mem= kernel boot argument. If you reserve the mem…
-
I run
```
cascade --march de10 -e share/cascade/test/benchmark/bitcoin/run_25.v --enable_info --profile 3
```
but it runs on CPU.
In ```De10Compiler::compile``` ```De10Compiler::block_on_compile…
-
Hi and thanks for attempting to make something useful out of those old Infrant based NAS.
As those SoCs are based on the LEON (v2, v3 ?) 32bit SPARC architecture, i wondered if anyone ever played w…
-
Hi, When transferring my micro-sd card and the hat from a perfectly functioning Raspberry Pi3B+ to a Pi4B, I get an SMI error:
/dev/smi no such file or directory...
Is the Pi4B not compatible or…
-
Instead of a complete kernel config file is there a list of surface related CONFIG_* lines?
I'm searching for (USB-)NIC, dock NIC, SSD required kernel modules / features.
pwFoo updated
4 years ago
-
Hey, I want to build litex project with ethernet peripheral. I succesfully builded project and generated bit file. I'm trying to loading boot.json file but I got this error.
![image](https://github.…
-
Hi,
I tried to load and run Bootrom, BBL and Linux Kernel on FPGA.
Bootrom and BBL can print on UART console without any issue, but the Linux Kernel cannot, even it went pass through a few place…
-
- [ ] Make a chapter4.md file
- [ ] Create a summary in the .md file
-
First, thank you so much for working on litex! It is an amazing help when learning about SoCs, FPGAs and how to approach building such systems.
This is not an issue I urgently need to resolve for m…
-
@cerna
https://github.com/machinekit/mksocfpga/pull/115/checks?check_run_id=1294764215
AFAIK someone pulled the plug on the old build system a while ago and
someone is yet to place in the replac…