-
-
Git clone a repo with a long slug
```
git clone https://github.com//csantanapr-cn-toolkit-tests/typescript-10-20.git
```
Then run `igc pipelines` there are errors creating configmap
```
? Select…
-
Currently PRs [cannot be built on Travis CI](https://travis-ci.org/cogciprocate/ocl/jobs/606107323) due to:
```console
$ sudo -E apt-get -yq --no-install-suggests --no-install-recommends $(travis_…
-
SIM mode, Linux, replaying the DEMO.IGC was suddenly aborted after about 1 hour. LK was back at home airport just like the demo.igc was over. While checking at the same time with a V5 PNA, the same re…
-
Check dtostrf cheat
GPS Alt : Ajouter des zeros lorsque non rempli
-
### Describe the bug
The igc driver expects PCIe PTM to be enabled https://github.com/torvalds/linux/commit/1b5d73fb862414106cf270a1a7300ce8ae77de83. Currently, this is disabled for openwrt, and a wa…
-
There is a plan to enable AOT Inductor for Intel GPU in PyTorch 2.6. While working on the design, PyTorch Team realized that the Triton kernel is now saved as SPIR-V(IR), while CUDA is cubin(device c…
-
When set to “1”, IGC will write number of dumps into /tmp/IntelIGC.
```python
$ export IGC_ShaderDumpEnable=1
```
To read the DWARF of a kernel, we first need a copy of the IGC generated kernel …
1e-to updated
11 months ago
-
Trying to follow the instructions here: https://dgpu-docs.intel.com/installation-guides/redhat/redhat-8.6.html
There is an error in the step to install the runtime packages (no package providing ll…
-
New 2D load variants are used in FP8 load. https://github.com/intel/intel-xpu-backend-for-triton/commit/5f088429c8aeb0082c262d812945c2b4e7b86233
- 8b, 8 row, 16 column, 4 blocks, 2D load. GenISA si…