-
### Summary
Support for talking to LibreVNA over VISA using [PyVISA-py](https://github.com/pyvisa/pyvisa-py) in pure Python without native blobs or libraries.
### Paths to implement it
A. If …
-
I've used qucs sumulator before and looked for the latest package, but i'm unable to run any simulation.
Here is what I have done, correct me if I've done anything wrong:
1- Downloaded the latest…
-
Hello. I know that only tkGate of free (as in freedom) software support Verilog (including Z80 and Intel 8080 CPUs). But tkGate will die soon (it's some sad).
-
Hello, this project you're designing is great, and came a long way! Congrats.
Looking at your board I found a few things that can be improved on your schematic and PCB layout, and can/will change y…
-
Taper implementation is incomplete. According to the code (https://github.com/matthuszagh/pyems/blob/f63fcf85bf2e8e26ff685035b5d36b4a85860268/pyems/structure.py#L1815) the polygons themselves are bein…
-
### Before submitting the issue
- [X] I have searched among the existing issues
- [X] I am using a Python virtual environment
### Description of the bug
modeler.components.create_touchstone_compone…
-
**Describe the bug**
I've just cloned the repo and tried to build it in my local Docker to make some edits, and the latest `main` branch is not building.
**To Reproduce**
Steps to reproduce the b…
-
https://github.com/thliebig/openEMS/blob/0342eefd276336b882057fc87fcc317f9961ccc2/matlab/AddMSLPort.m#L259-L261
This sets the direction of the feed resistance to `idx_height-1`. In the example of a…
-
**Important Note:** This change request only makes sense to implement if #203 is implemented as a prerequisite. The reason is that deembedding requires to be able to work with the 4 S parameters of…
-
As indicated at https://groups.google.com/g/scikit-rf/c/vwVKe8JaCtU
Hi all,
I have been observing this standard for quite some time from its early days.
https://www.signalintegrityjournal.co…