issues
search
AleksandarKostovic
/
Riscy-SoC
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
MIT License
78
stars
12
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Linux compatibility
#6
JOHNTBIJU
opened
3 years ago
2
Request CPU Operation Clarification
#5
supersnackbros
closed
5 years ago
3
ERROR: Module `\cpu_mem' referenced in module `\cpu' in cell `\mem' is not part of the design
#4
xdnf
opened
5 years ago
8
C001 PR0JEC7
#3
1div0
closed
6 years ago
1
Create LICENSE
#2
AleksandarKostovic
closed
6 years ago
0
failure of understanding....
#1
Windfall-Github
closed
6 years ago
0