search

Codax2000 / fir-cnn-rtl

SystemVerilog for implementing MATLAB neural net onto Xilinx RFSoC.
MIT License
0 stars 1 forks source link

Top level module stages #27

Closed EugLiu closed 1 year ago

EugLiu commented 1 year ago

Finished the initial top-level testbench