This repository contains a set of Verilog macros to simplify the development of IP cores.
It is used as a submodule in the IOb-SoC (https://github.com/IObundle/iob-soc) RISC-V-based SoC, and associated projects.