Jaffe- / ccsds123

VHDL implementation of CCSDS123 compression standard
MIT License
1 stars 1 forks source link

CCSDS123

An FPGA implementation of the CCSDS123 compression algorithm. Developed and tested on the Xilinx Zynq-7000 series.

Featured in

J. Fjeldtvedt, M. Orlandić, T. A. Johansen, ”An Efficient Real-Time FPGA Implementation of the CCSDS-123 Compression Standard for Hyperspectral Images”, IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, 2018

M. Orlandić, J. Fjeldtvedt, T. A. Johansen, ”A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm”, Remote Sensing, 2019

Created as part of my master thesis at NTNU.

Licensed under the MIT License, see LICENSE for more information.