A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
GNU General Public License v3.0
588
stars
47
forks
source link
Setup Verilator for multiple clock domain simulations #176
Open
JulianKemmerer opened 1 year ago