MIPSfpga mipsfpga-plus issues

MIPSfpga / mipsfpga-plus

MIPSfpga+ allows loading programs via UART and has a switchable clock

103 stars 36 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Cannot intall Linux onto Altera DE2-115

#31 nhannx-viosoft opened 5 years ago
0
Logo Design

#30 zuurw closed 5 years ago
0
I don't kown where to get the MIPSfpga core rtl.

#29 AlexChenzixuan opened 5 years ago
1
build scripts update

#28 zhelnio closed 5 years ago
0
what's the project status for xilinx board?

#27 jackzhang1992 opened 6 years ago
1
Memtest program couldn't allocate more than 120KB for arr[] (test with DE1-SOC board)

#26 jackzhang1992 closed 6 years ago
3
memtest program doesn't work for DE1-SOC

#25 jackzhang1992 closed 6 years ago
9
de0 board problem! the project uses too much memory bits and LEs

#24 jackzhang1992 closed 6 years ago
4
makefile interrupts bugfix

#23 zhelnio closed 7 years ago
0
small bugfix and refactoring

#22 zhelnio closed 7 years ago
0
doc update

#21 zhelnio closed 7 years ago
0
Linux lab added

#20 zhelnio closed 7 years ago
0
bugfix and refactoring

#19 zhelnio closed 7 years ago
0
bringing bus to AMBA 3 AHB-Lite Spec and code refactoring

#18 zhelnio closed 7 years ago
1
De10_nano support

#17 zhelnio closed 7 years ago
0
Altera MAX10 FPGA device hardware ADC module support

#16 zhelnio closed 7 years ago
0
read-after-write bugfix

#15 zhelnio closed 7 years ago
0
AHB-Lite devices refactoring

#14 zhelnio closed 7 years ago
0
UART16550 use examples refactoring

#13 zhelnio closed 7 years ago
0
ahb bugfix and irq programs refinement

#12 zhelnio closed 7 years ago
0
external interrupt controller

#11 zhelnio closed 7 years ago
0
Mem bug fix

#10 zhelnio closed 7 years ago
0
UART16550 support added

#9 zhelnio closed 7 years ago
0
sdram support

#8 zhelnio closed 7 years ago
0
Terasic DE10-Lite support

#7 zhelnio closed 7 years ago
1
how to design superscalar, out-of-order , 64-bit dual-core processor

#6 changeyourname opened 8 years ago
3
xilinx timing constraints fix

#5 aananko opened 9 years ago
0
Modify the linker script and Makefile for Mentor Sourcery toolchain

#4 sergev closed 9 years ago
3
Clocks: clock & slow_clock need to be constrained

#3 vrytikov opened 9 years ago
1
At ToT Timing requirements not met

#2 vrytikov opened 9 years ago
0
Clean up hard coded path in boards/de0_cv/make_project.bat b/boards/de0_cv/make_project.bat

#1 vrytikov opened 9 years ago
0