search

MIPT-ILab / mipt-mips

Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
http://mipt-ilab.github.io/mipt-mips/
MIT License
338 stars 138 forks source link

Initialize ports in-class #1545

Closed pavelkryukov closed 2 years ago

codecov[bot] commented 2 years ago

Codecov Report

Merging #1545 (5da615d) into main (9f53a2c) will decrease coverage by 0.00%. The diff coverage is 100.00%.

@@            Coverage Diff             @@
##             main    #1545      +/-   ##
==========================================
- Coverage   99.67%   99.67%   -0.01%     
==========================================
  Files         141      141              
  Lines       11721    11667      -54     
==========================================
- Hits        11683    11629      -54     
  Misses         38       38
Impacted Files Coverage Δ
simulator/modules/core/perf_sim.cpp 100.00% <ø> (ø)
simulator/modules/decode/decode.cpp 98.63% <ø> (-0.20%) :arrow_down:
simulator/modules/execute/execute.cpp 100.00% <ø> (ø)
simulator/modules/fetch/fetch.cpp 97.43% <ø> (-0.24%) :arrow_down:
simulator/modules/mem/mem.cpp 100.00% <ø> (ø)
simulator/modules/writeback/writeback.cpp 100.00% <ø> (ø)
simulator/risc_v/risc_v.h 100.00% <ø> (ø)
simulator/risc_v/riscv_decoder.h 100.00% <ø> (ø)
simulator/risc_v/t/riscv_test_wrapper.h 100.00% <ø> (ø)
simulator/modules/branch/branch.cpp 100.00% <100.00%> (ø)
... and 14 more

Continue to review full report at Codecov.

Legend - Click here to learn more Δ = absolute <relative> (impact), ø = not affected, ? = missing data Powered by Codecov. Last update 9f53a2c...5da615d. Read the comment docs.