MaistoV / UninaSoC

RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.
Apache License 2.0
4 stars 5 forks source link

[BAR max range] BAR address space issue #19

Open MaistoV opened 6 days ago

MaistoV commented 6 days ago

Figure our max BAR addressable range for lab workstations and CeRICT nodes