MaistoV / UninaSoC

RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.
Apache License 2.0
4 stars 5 forks source link

[feature/core_selection] Add core selection to Make flow #20

Open MaistoV opened 6 days ago

MaistoV commented 6 days ago

Add core selection to Make flow for RVM socket CORE_SELECTION parameter