Open MaistoV opened 6 days ago
Add RISC-V debug module and expose it on Xilinx scanchain to make it visible to hw_server
Add RISC-V debug module and expose it on Xilinx scanchain to make it visible to hw_server