issues
search
OpenXiangShan
/
NEMU
Other
236
stars
90
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
请教一下关于chi版本仿真的一个问题
#440
spritelzj
closed
2 months ago
1
fix(mmu): do not truncate high addr bits when ifetch exceptions occur
#439
Tang-Haojin
closed
2 months ago
8
csr: add rm permit check
#438
sinceforYy
closed
2 months ago
0
rv64v: execute vf inst need set mstatus.FS and mstatus.VS dirty
#437
sinceforYy
closed
3 months ago
0
rv64v: fix reading of the rs2 register of the vssseg instr with address translation enabled
#436
Anzooooo
closed
3 months ago
0
rv64v: fix vector index store check.
#435
Anzooooo
closed
3 months ago
0
pmpcfg: pmpcfg keep old value when pmpcfg.L = 1 unless reset
#434
sinceforYy
closed
3 months ago
0
There is no gcpt_restore code in MASER
#433
liangy001
opened
3 months ago
1
fix typo in monitor.c
#432
ENJOU1224
opened
3 months ago
0
csr: use "keep old value" strategy to implement WARL of xtvec.mode
#431
huxuan0307
closed
3 months ago
0
storequeue: rewrite store queue using cpp
#430
Anzooooo
closed
3 months ago
0
csr: read hedeleg without medeleg mask
#429
sinceforYy
closed
3 months ago
0
rv64v: set vstart 0 when vls inst raise access fault
#428
sinceforYy
closed
3 months ago
0
ci: build difftest so in docker
#427
Tang-Haojin
closed
3 months ago
0
rv64v: add fs check for vfmv/vfmerge inst
#426
sinceforYy
closed
3 months ago
0
priv.c: ignore mpv when mret is executed and mpp is MODE_M
#425
pxk27
closed
3 months ago
0
csr: refactor read and write *ie CSR
#424
sinceforYy
closed
3 months ago
0
difftest: guide spike to exec the instruction cause an exception.
#423
NewPaulWalker
closed
3 months ago
0
rv64: add Shlcofideleg extension to delegate LCOFIP to VS mode
#422
huxuan0307
closed
3 months ago
0
csr: fix hideleg/hedeleg mask and update *ie to sync with xiangshan
#421
sinceforYy
closed
3 months ago
0
RISC-V toolchain used in CI is still GCC 10
#420
shinezyy
closed
3 months ago
1
gcpt: separate gcpt from NEMU; support V & H cpt; CI updates for V cpt
#419
shinezyy
closed
3 months ago
0
priv: fix the priv check of hypervisor instruction
#418
pxk27
closed
3 months ago
0
CI: rearrange NEMU CI
#417
cebarobot
closed
2 months ago
2
Del rvv configs
#416
shinezyy
closed
2 months ago
1
riscv64: support Sstc extension(only priv check)
#415
sinceforYy
closed
3 months ago
0
priv: fix the sret check when mstatus.tsr is valid
#414
pxk27
closed
3 months ago
0
rv64v: set vstart to 0 after execute vset instructions
#413
Ziyue-Zhang
closed
3 months ago
0
CSR: make MBE and SBE in mstatus unwritable
#412
xiaokamikami
closed
3 months ago
0
CSR: make MBE and SBE in mstatus unwritable
#411
huxuan0307
closed
3 months ago
0
rv64v: move vl is 0 check after fp type check
#410
Ziyue-Zhang
closed
3 months ago
0
csr: set misa.B bit when RVB exists.
#409
NewPaulWalker
closed
3 months ago
1
rv64f: add difftest for fcsr.
#408
NewPaulWalker
closed
3 months ago
2
difftest-as-dut: allow ref model to advance one more step on mismatch
#407
shinezyy
closed
3 months ago
11
csr: make sure vstart value less than VLEN when wen vstart CSR
#406
sinceforYy
closed
3 months ago
0
Xvisor hangs when RVV is enabled
#405
shinezyy
closed
3 months ago
1
rv64: add trigger csr for difftest
#404
wissygh
closed
3 months ago
0
rv64v: fix vector fixed-point instruction compute
#403
Ziyue-Zhang
closed
3 months ago
0
rv64v: remove panic when lmul is reserved value
#402
Ziyue-Zhang
closed
3 months ago
0
csr: add write mask for hideleg/hedeleg
#401
sinceforYy
closed
3 months ago
3
rv64v: fix compute for max elements in vector register group
#400
Ziyue-Zhang
closed
3 months ago
0
rv64v: fix aligen check for vector reduction and vs check for slide instruction
#399
Ziyue-Zhang
closed
3 months ago
0
rv64v: raise illegal exception when instruction is in ZVFH extension
#398
Ziyue-Zhang
closed
3 months ago
0
rv-b: mark B-ext in misa
#397
shinezyy
closed
3 months ago
1
rvv: fix vlmax computation
#396
shinezyy
closed
3 months ago
0
checkpoint: allow to provide an all-in-one workload without restorer
#395
shinezyy
closed
3 months ago
0
On exception handle, NEMU (as DUT) mismatch with Spike
#394
shinezyy
closed
3 months ago
1
Segmentation fault when running h264ref_sss with RVV agnostic policy enabled
#393
shinezyy
opened
3 months ago
0
NEMU does not trap when accessing unimplemented CSRs
#392
shinezyy
closed
3 months ago
3
rv64v: raise illegal exception when running vector fp16 instructions
#391
Ziyue-Zhang
closed
3 months ago
0
Previous
Next