issues
search
SpinalHDL
/
SpinalHDL
Scala based HDL
Other
1.57k
stars
304
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
testbench of USB device
#1467
Mina-Lrh
opened
1 day ago
1
Fix attempt to #1465
#1466
Dolu1990
opened
1 day ago
0
`:=` behaves unexpectedly on `Fragment[BaseType]`
#1465
knapheide
opened
1 day ago
0
How about ignore the clone error while using generate in insert of Node.
#1464
Readon
opened
2 days ago
1
formal: GlobalClock() produces invalid VHDL
#1463
NikLeberg
opened
4 days ago
6
Attributes on IO result in invalid syntax in VHDL
#1462
NikLeberg
closed
1 day ago
4
Issues with newer Verilator Versions
#1461
saahm
closed
1 day ago
1
Added skipOver method to PackedBundle
#1460
dokleina
closed
5 days ago
1
Payloads cross StageLink would be elborated into combinational logic.
#1459
Readon
closed
6 days ago
1
How to implement multiple stages in one Node by using the misc.pipeline utility.
#1458
Readon
opened
1 week ago
4
Packed bundle assignment bug
#1457
dokleina
closed
1 day ago
3
add driveTo method return stream directly.
#1456
Readon
closed
4 days ago
2
Use latest docker release for CI.
#1455
Readon
closed
1 week ago
0
Fix for yosys0.41
#1454
Readon
closed
6 days ago
0
add translateBy function which return the new Stream.
#1453
Readon
closed
1 week ago
2
add secure error for write and read
#1452
jijingg
closed
1 week ago
0
switch generate redundant verilog code
#1451
cb38
opened
1 week ago
3
ACE & ACE-Lite support
#1450
KireinaHoro
opened
1 week ago
1
AhbLite3OnChipRam (and Rom) do not support aligned access less than word size
#1449
robotman2412
opened
2 weeks ago
0
Constraint writer: use regex to match for net names
#1448
KireinaHoro
closed
1 week ago
1
[regif] Ram addr width issue fix
#1447
jijingg
closed
1 week ago
0
About convenient anonymous bundle.
#1446
Readon
closed
1 week ago
6
Support for AMBA ACE4
#1445
KireinaHoro
opened
2 weeks ago
9
add missing match case for ElabOrderId.getName
#1444
KireinaHoro
closed
2 weeks ago
1
a little improve on interface
#1443
yportne13
closed
5 days ago
4
PackedBundle EndiannessSwap
#1441
oletf
closed
2 weeks ago
2
Porting SpinalHDL to CIRCT?
#1440
dobios
closed
2 weeks ago
5
trait use help
#1439
Mido-sun
closed
3 weeks ago
3
RegIf support Secure TrustZone
#1438
jijingg
closed
2 weeks ago
0
inline literal input for some case
#1437
yportne13
closed
3 weeks ago
2
Rethink on pastValid function.
#1436
Readon
closed
2 weeks ago
0
Verify component without withAsync option with synchronous reset as default.
#1435
Readon
closed
2 weeks ago
7
[regif] #1409 review close
#1434
jijingg
closed
3 weeks ago
0
Porting to spinalHDL
#1433
ztachip
closed
2 weeks ago
4
Could you please advise if there is any method to generate a port in the format of [lsb:msb]?
#1431
hhucchenyixiao
opened
3 weeks ago
6
Formal proofs started to fail with newer versions of sby
#1430
fayalalebrun
closed
2 weeks ago
11
formal: add yosys+ghdl backend
#1429
NikLeberg
opened
3 weeks ago
15
Update C++ version CFLAGS as Verilator requires C++14 or newer
#1428
saahm
closed
4 weeks ago
1
Formal: support for temporal sequences
#1426
NikLeberg
opened
1 month ago
17
Nesting SlowAreas produces unexpected results
#1424
louiecaulfield
closed
1 month ago
1
Correct frequency calculation in newSlowedClockDomain
#1423
louiecaulfield
closed
1 month ago
1
ClockDomain.newSlowedClockDomain uses current clock domain rather than clockdomain on which it is called
#1422
louiecaulfield
closed
1 month ago
0
fixTo is broken when range minimum is negative and using rounding with align option
#1421
fayalalebrun
opened
1 month ago
1
Assignment error with scala int `0x...` literal
#1420
NikLeberg
closed
1 month ago
4
When’ Requirement: Merging ‘setWhen’ and ‘clearWhen’ in Verilog Output
#1419
dreamflyings
closed
1 month ago
3
Change the usage interface of StreamHistory the same as Stream Adapter and Extender.
#1418
Readon
closed
4 weeks ago
19
Register fields with AccessType ROV don't get names
#1417
louiecaulfield
opened
1 month ago
1
『Help』Component Interface Name Changes Result in SpinalHDL Generating Excessive Redundant Module.v Files.
#1416
dreamflyings
opened
1 month ago
5
VexiiRiscv branch merge
#1415
Dolu1990
closed
2 weeks ago
0
Streamhistory
#1414
Readon
closed
1 month ago
1
Next