WIP: New Makefile - [closed]

VILLASframework / fpga-hardware

GNU General Public License v3.0

3 stars 1 forks source link

WIP: New Makefile - [closed] #16

Closed stv0g closed 1 year ago

stv0g commented 4 years ago

Merges new-makefile -> simple-bd-1

stv0g commented 4 years ago

changed target branch from master to simple-bd-1

stv0g commented 4 years ago

In GitLab by @hatimak on Jun 29, 2020, 19:26

added 3 commits

5665a6b9 - Rewrite AXI4 Register interface
0f93713f - Upgrade scripts to new style
0735a15c - Indent with Verilog-Mode

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jun 30, 2020, 13:29

added 2 commits

4ab1b6c5 - Update BD script
e9ae82d6 - Update scripts, streamline Makefile

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jun 30, 2020, 14:17

added 1 commit

4528f931 - Adapt axi_pcie_intc to new Tcl-Makefile system

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jun 30, 2020, 14:50

added 1 commit

c51e4402 - Update address range for aurora_axis

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jul 3, 2020, 13:13

added 1 commit

419124dd - Migrate rtds_axis to Tcl-Makefile system

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jul 3, 2020, 13:43

added 1 commit

9fb19081 - Migrate ibufds_gte2 to new Tcl-Makefile system

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jul 3, 2020, 15:22

added 1 commit

a3a75696 - Adapt pcie_msi_requester to the new Tcl-Makefile

Compare with previous version

stv0g commented 4 years ago

In GitLab by @hatimak on Jul 3, 2020, 15:25

added 1 commit

b4b7e6d4 - Update .gitignore

Compare with previous version

stv0g commented 4 years ago

added 2 commits

8a3292ec - 1 commit from branch simple-bd-1
26651921 - Merge branch 'simple-bd-1' into new-makefile

Compare with previous version

stv0g commented 4 years ago

closed