Xilinx / SDAccel-Tutorials

SDAccel Development Environment Tutorials
106 stars 70 forks source link

English | 日本語

2019.1 SDAccel™ Development Environment Tutorials

See other versions

Getting Started

Learn how to develop accelerated applications using SDAccel™ Environment Development Tools.

Pathways

Intermediate

Tutorial Kernel Description
Getting Started with RTL Kernels RTL This tutorial demonstrates how to use the SDAccel environment to program an RTL kernel into an FPGA and build a Hardware Emulation using a common development flow.
Mixing C and RTL C and RTL This tutorial demonstrates working with an application containing RTL and OpenCL™ kernels to familiarize yourself with the SDAccel environment flow, along with various design analysis features.
Using Multiple Compute Units C and RTL This tutorial demonstrates the flexible kernel linking process to increase the number of kernel instances on an FPGA, which improves the parallelism in a combined host-kernel system.
Host Code Optimization C and RTL This tutorial demonstrates applying host code optimization techniques to your design.
Using Multiple DDR Banks C and RTL This tutorial demonstrates how using multiple DDRs can improve data transfer between kernels and global memory.

Advanced

Tutorial Kernel Description
Controlling Vivado Implementation RTL This tutorial demonstrates how you can control the Vivado® tools flow when implementing your project.

Copyright© 2019 Xilinx