search

Xilinx / Vitis_Accel_Examples

Vitis_Accel_Examples
http://xilinx.github.io/Vitis_Accel_Examples/
MIT License
506 stars 214 forks source link

Segmentation fault (core dumped) after programming .xclbin file to U50 board #76

Closed IskandarZhang closed 2 years ago

IskandarZhang commented 2 years ago

In order to test the limit throughput of hmss ip, I modified hbm_large_buffer example. I created 6 inputs in codes in src according to the method of creating input and output as the example shows, and made corresponding modifications in the .cfg file also. In this way, the xclbin file was successfully generated, but after programming to the board this error occured.

My XRT version is 2.11.634 and version of Vitis is 2021.1

Thanks in advance.

heeran-xilinx commented 2 years ago

Please post such query to following Xilinx Forum: https://support.xilinx.com/s/topic/0TO2E000000YKYAWA4/vitis-acceleration-acceleration?language=en_US