search

Xilinx / Vitis_Accel_Examples

Vitis_Accel_Examples
http://xilinx.github.io/Vitis_Accel_Examples/
MIT License
506 stars 214 forks source link

x3ntg python module missing #84

Closed EngineerFPGA closed 1 year ago

EngineerFPGA commented 1 year ago

The packet generation examples for the x3 examples require the x3ntg module that is not included in this repo.

https://github.com/Xilinx/Vitis_Accel_Examples/blob/25db2440c2eec1911c96b38fbeb95f7b3d1d0441/x3h/combine_bw_hm_passthrough/packet_gen_python/packetGen.py#L1

heeran-xilinx commented 1 year ago

It is added here: https://github.com/Xilinx/Vitis_Accel_Examples/tree/2022.2/common/X3_EMU_NTG Please take a look.