YosysHQ / nextpnr

nextpnr portable FPGA place and route tool
ISC License
1.32k stars 245 forks source link

himbaechel/gowin: add timing information #1345

Closed Ravenslofty closed 3 months ago

Ravenslofty commented 4 months ago

This wires up enough of the Apicula timing data to give an Fmax for most designs. There are gaps in the implementation, but those gaps also existed in nextpnr-gowin, so it's not much of a loss.

The Fmax numbers do appear to be optimistic though - compared to the vendor tooling the numbers are about 20% higher and I don't entirely trust them. However, if the optimistic numbers say that a design doesn't meet timing, it definitely doesn't.

gatecat commented 3 months ago

It would be nice to get BRAM timings added at some point, depending on the clock-to-out time it's not uncommon for it to actually be the critical path.