Closed mattnite closed 2 years ago
Fixes #40
Added register generation for the NVIC on cortex m0, m0+ and m1 cpus based on the interrupts found in the SVD.
Issue
Fixes #40
Description
Added register generation for the NVIC on cortex m0, m0+ and m1 cpus based on the interrupts found in the SVD.