handle additional %s case for register names in SVD - Githubissues

ZigEmbeddedGroup / regz

Generate zig code from ATDF or SVD files for microcontrollers.

MIT License

82 stars 29 forks source link

handle additional %s case for register names in SVD #97

Closed mattnite closed 1 year ago