This is a modified version of the GEM5 simulator integrated with DRAMSim2 to study the performance impact of Timing Compartments, an architecture primitive to control microarchitectural timing channels at the granualrity of system level abstractions such as processes and virtual machines.