issues
search
aktos-io
/
aecad
Open Source Circuit Board Design Software that runs on the browser and desktop
https://aktos.io/aecad
54
stars
10
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Add ground pour and multilayer support
#109
ceremcem
opened
10 months ago
0
netlist: cables: Must throw an error if connected via traces
#108
ceremcem
opened
1 year ago
0
Rotated traces may trigger false "short circuit" errors
#107
ceremcem
opened
1 year ago
0
Refactor schema class
#106
ceremcem
closed
1 year ago
0
Single pin "cable" connection does not work
#105
ceremcem
closed
1 year ago
1
We can not connect traces to the previously rotated traces
#104
ceremcem
closed
1 year ago
0
interconnected-pins property does not work if different labels are given
#103
ceremcem
closed
1 year ago
0
Display iface alias of a component pad if it belongs to a subcircuit
#102
ceremcem
opened
1 year ago
0
Refactor schema class
#101
ceremcem
closed
1 year ago
0
Support exchanging a BOM part
#100
ceremcem
opened
1 year ago
0
Downloading the project creates lots of empty layers in project
#99
ceremcem
closed
1 year ago
0
Component upgrade throws a false "false unused pins" error (non blocker issue)
#98
ceremcem
opened
1 year ago
0
Component upgrades should upgrade the value of the component first
#97
ceremcem
closed
1 year ago
0
SVG export contains lots of empty <g> attributes
#96
ceremcem
opened
1 year ago
0
Shift+click on a pad should select whole component/part
#95
ceremcem
closed
1 year ago
0
Components must be upgraded before anything else
#94
ceremcem
closed
1 year ago
1
.netlist syntax should support declaring "connection name"s in value field
#93
ceremcem
opened
2 years ago
0
Add a "Show declared circuits and footprints" button
#92
ceremcem
opened
2 years ago
0
Support custom fields for "Quick Labels"
#91
ceremcem
opened
2 years ago
0
WIP: Refactor schema class
#90
ceremcem
closed
1 year ago
0
Update README.md
#89
ferdymercury
closed
2 years ago
0
3D PCB model generation
#88
ceremcem
opened
2 years ago
0
`.cables` feature is dangerous
#87
ceremcem
opened
2 years ago
0
Netid should be cleaned when that net is removed from the netlist
#86
ceremcem
opened
2 years ago
0
Upgrades for quick labeled components does not work
#85
ceremcem
closed
1 year ago
0
Allow manual upgrades
#84
ceremcem
opened
2 years ago
0
Circuit definitions must support external circuits as "modules"
#83
ceremcem
opened
2 years ago
1
WIP: Add unconnected tests
#82
ceremcem
opened
2 years ago
0
Components must be upgraded when their quick label is modified
#81
ceremcem
opened
2 years ago
0
Provide `.interconnected-pins` property for components
#80
ceremcem
closed
2 years ago
2
Disable unit test run in release build
#79
ceremcem
closed
2 years ago
0
Provide a better way to override `allow-duplicate-labels`
#78
ceremcem
opened
2 years ago
0
Components should report a custom string in BOM query
#77
ceremcem
opened
3 years ago
0
dynamic.ls Runtime errors are swallowed
#76
ceremcem
opened
3 years ago
0
Generate cable pinouts
#75
ceremcem
opened
3 years ago
0
Conn class should support custom lables through value
#74
ceremcem
opened
3 years ago
0
Support PCB per script
#73
ceremcem
closed
1 year ago
1
Editor should support code folding
#72
ceremcem
opened
3 years ago
0
Support wildcard characters in iface declaration
#71
ceremcem
opened
3 years ago
0
Unused pin report should directly point to the sub-circuit's interface, not the underlying component
#70
ceremcem
closed
3 years ago
1
Generate Assembly.BOM
#69
ceremcem
opened
3 years ago
0
Create shorthand for iface declaration
#68
ceremcem
closed
3 years ago
1
Do not allow empty interfaces (iface) unless explicitly omitted
#67
ceremcem
opened
3 years ago
1
Add ability to flip the circuit board
#66
ceremcem
opened
3 years ago
0
Include bom.txt into project file
#65
ceremcem
closed
3 years ago
0
Traces should have option to selectively remove its soldermask
#64
ceremcem
closed
3 years ago
1
Export Silkscreen layer in Gerber
#63
ceremcem
opened
3 years ago
0
Insert cut outs, millings and slots into the Edge Layer
#62
ceremcem
opened
3 years ago
0
Use zip as scripts source
#61
ceremcem
closed
3 years ago
0
Schema tests shouldn't be cached
#60
ceremcem
opened
3 years ago
0
Next