amaranth-lang amaranth-soc issues

amaranth-lang / amaranth-soc

System on Chip toolkit for Amaranth HDL

BSD 2-Clause "Simplified" License

83 stars 31 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Drop support for Python 3.8.

#102 jfng closed 1 month ago
0
tests: Ignore deprecation warnings due to RFC 66.

#101 zyp closed 1 month ago
1
WishboneSRAM support for single-port RAM

#100 kivikakk closed 2 months ago
10
Remove Python 3.8 workarounds

#99 jfng closed 1 month ago
1
wishbone.sram: fix behavior of back-to-back classic cycles.

#98 jfng closed 3 months ago
0
MemoryMap should allow adding windows with a larger granularity than the parent

#97 zyp opened 4 months ago
2
WishboneSRAM misbehaves during back-to-back classic cycles

#96 jfng closed 3 months ago
0
Implement RFC 70: unify naming of `MemoryMap` resources and windows.

#95 jfng closed 4 months ago
0
wishbone: add Wishbone-attached SRAM.

#94 jfng closed 4 months ago
0
Tracking issue for RFC 70: unify the naming of `MemoryMap` resources and windows

#93 jfng closed 4 months ago
0
Migrate to Amaranth 0.5

#92 jfng closed 4 months ago
0
tests: migrate to the new amaranth.sim API.

#91 jfng closed 5 months ago
0
Monotonic clock

#90 whitequark opened 5 months ago
0
Wishbone-attached SRAM

#89 whitequark closed 4 months ago
1
tests: fix warnings about unclosed VCD files.

#88 jfng closed 6 months ago
0
csr.reg: describe field shapes as shape-like objects.

#87 jfng closed 6 months ago
0
Remove .check_parameters() method from signatures.

#86 jfng closed 6 months ago
0
memory: fix address translation of resources located in dense windows.

#85 jfng closed 6 months ago
0
Replace .format() with f-strings in error messages.

#84 jfng closed 6 months ago
0
Add .editorconfig file.

#83 jfng closed 7 months ago
0
[WIP] Add reference-level documentation

#82 jfng opened 7 months ago
0
Implement RFC 60: UART peripheral.

#81 jfng opened 7 months ago
1
Update for features deprecated in Amaranth 0.5

#80 whitequark closed 7 months ago
0
Implement RFC 57: Single-Field Register Definition and Usage Shortcut

#79 tpwrules closed 8 months ago
2
Tracking issue for RFC 57: Single-Field Register Definition and Usage Shortcut

#78 tpwrules closed 8 months ago
0
Tracking issue for RFC 49: GPIO peripheral

#77 jfng opened 8 months ago
0
Implement RFC 49: GPIO peripheral.

#76 jfng closed 8 months ago
0
memory: fix iteration order of MemoryMap resources and windows.

#75 jfng closed 8 months ago
0
`MemoryMap` doesn't uphold promise to iterate "in ascending order of [...] address"

#74 tpwrules closed 8 months ago
1
csr.bus: elaborate Multiplexer connections deterministically

#73 tpwrules closed 8 months ago
1
csr: update for RFC 43, rename `reset=` to `init=`.

#72 wanda-phi closed 9 months ago
0
The README should be updated

#71 jfng opened 9 months ago
0
tests: follow RFC #27.

#70 jfng closed 9 months ago
0
`MemoryMap.add_resource()` should support integers in resource names

#69 jfng closed 4 months ago
0
Tracking issue for RFC 16: CSR register API

#68 jfng opened 9 months ago
0
Remove setup.py & add documentation boilerplate.

#67 jfng closed 9 months ago
0
Remove use of deprecated log2_int function.

#66 jfng closed 10 months ago
0
Mark amaranth dependency similarly to other projects.

#65 stsrc closed 10 months ago
2
wishbone: fix Decoder.add() check to support flipped interfaces.

#64 jfng closed 11 months ago
0
Update to follow RFCs 37 and 38.

#63 jfng closed 11 months ago
0
Update to amaranth 0.4

#62 jfng closed 11 months ago
1
Align Signature.create signature with current Amaranth.

#61 wanda-phi closed 11 months ago
0
Signature.create in amaranth-soc interfaces is incompatible with Signature.create from latest Amaranth

#60 koblonczek closed 11 months ago
0
Rename wiring.Interface to wiring.PureInterface

#59 koblonczek closed 11 months ago
1
Add annotations for memory maps, wishbone and CSR primitives.

#58 jfng opened 11 months ago
1
memory: use path= instead of name= in ResourceInfo().

#57 jfng closed 11 months ago
0
Revert "wishbone: restrict addr_width to positive integers."

#56 jfng closed 1 year ago
0
Migrate elaboratables to lib.wiring components.

#55 jfng closed 1 year ago
0
wishbone.bus: Ensure Arbiter has a correct .signature

#54 galibert closed 1 year ago
0
pyproject: fix Amaranth git dependency.

#53 jfng closed 1 year ago
0