Clock Mux macro for Ultrascale

bespoke-silicon-group / basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

http://bjump.org/

Other

528 stars 99 forks source link

Closed mysoreanoop closed 1 year ago

mysoreanoop commented 1 year ago

Tested with 2/3/4:1 muxes with balanced_p and harden_p -- each synthesizes, FPGA-simulates.

dpetrisko commented 1 year ago

LGTM!