This repository contains an intorductory course on static timing analysis (STA), which falls into a domain of chip design. The course description appears in a standalone document.
The repository is licensed under the Creative Commons Attribution 4.0 International License, which intends to cover course description. Code examples such as Verilog or Liberty files are licensed under Apache 2.0 License.