casper-astro / xml2vhdl

Python code to generate AXI4Lite VHDL register interfaces and Interconnect from a XML memory map specification.
Other
5 stars 3 forks source link