A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
We need to review the implementation of csi_rx_align_word.sv module.
Modified version, as proposed in the issue#5 branch, works properly in simulation. However, something isn't right for the version that's currently on the main branch.
Below are two waveforms that show the difference.
What we see on the first wave is that valid_out is lined up with word_out, while also filtering out the B8 sync bytes, which is indeed the design intent.
On the second wave however, valid_out is encompassing the B8. That causes downstream failures. Also, few other signals (wait_for_sync, packet_done, etc.) are not looking right in the second wave.
Issue: Review of csi_rx_align_word.sv module
We need to review the implementation of
csi_rx_align_word.svmodule.Modified version, as proposed in the issue#5 branch, works properly in simulation. However, something isn't right for the version that's currently on the main branch.
Below are two waveforms that show the difference.
What we see on the first wave is that
valid_outis lined up withword_out, while also filtering out the B8 sync bytes, which is indeed the design intent.On the second wave however,
valid_outis encompassing the B8. That causes downstream failures. Also, few other signals (wait_for_sync,packet_done, etc.) are not looking right in the second wave.