search

chiragsakhuja / hsca-multipliers

Verilog (RTL) implementations of 16-bit to 64-bit Dadda multipliers using 3:2 and 7:3 counters for my final project in High-Speed Computer Arithmetic.
3 stars 0 forks source link

issues

Newest
Newest Most commented Recently updated Oldest Least commented Least recently updated