issues
search
doonny
/
PipeCNN
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Apache License 2.0
1.22k
stars
370
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
BSP for DE1-soc
#29
SmartRoof
closed
6 years ago
2
Logic Optimization failing when compiling on AWS F1 for xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4_0
#28
shrivinayak
closed
6 years ago
3
vgg16 results wrong
#27
wjqwsp
closed
6 years ago
2
ERROR: CL_COMPILER_NOT_AVAILABLE
#26
moderato
closed
6 years ago
8
a problem about running the project in sdaccel gui
#25
wjqwsp
closed
6 years ago
3
Compiler Error: Unrecognized function call: mult_add_fix8bx4
#24
rvakash
closed
6 years ago
9
What should I change in the code when I want to run CPU-Emulation for VGG16 in sdaccel
#23
wjqwsp
closed
6 years ago
0
DTYPE and MACTYPE
#22
AndrewSivrit
closed
6 years ago
1
Compile error with alteracl.lib using mingw-w64 on Windows 10
#21
moderato
closed
6 years ago
2
AWS F1 Build failing
#20
shrivinayak
closed
6 years ago
2
Best Parameter Setting on KCU1500 Board?
#19
hanwgyu
closed
6 years ago
2
Does it work on Windows 10?
#18
moderato
closed
6 years ago
4
Xilinx Flow - Run time hang
#17
pragadeeshmcw
closed
6 years ago
3
Fix typo in README.md
#16
nafest
closed
6 years ago
1
Xilinx flow
#15
davenso
closed
6 years ago
5
main.cpp fix
#14
xuke225
closed
6 years ago
0
Build failing for Xilinx flow (hardware accelerator integration stage)
#13
davenso
closed
6 years ago
1
make: aocl :命令未找到
#12
tmxklqy
closed
6 years ago
7
Can't find arm32 lib when make host for de1soc
#11
thinkoco
closed
6 years ago
3
Can not get the correct result
#10
laski007
closed
6 years ago
10
Board Performance
#9
SmartRoof
closed
6 years ago
1
Inference result not displayed.
#8
gandautama
closed
6 years ago
7
MaxPool Problem
#7
AndrewSivrit
closed
6 years ago
3
SDAccel compilation
#6
legden
closed
6 years ago
2
maxPool
#5
AndrewSivrit
closed
6 years ago
1
theoretical exaplanation of Host code.
#4
nilesh441
closed
6 years ago
8
Compile error on Intel FPGA SDK for OpenCL.
#3
nilesh441
closed
7 years ago
17
Cannot find CONV_GP_SIZE_X
#2
davidsai
closed
6 years ago
2
Configuration for pool_size and conv_stride
#1
chrisliu54
closed
7 years ago
3
Previous