__ _ __ _______ _________
/ / (_) /____ / __/ _ /_ __/ _ |
/ /__/ / __/ -_)\ \/ __ |/ / / __ |
/____/_/\__/\__/___/_/ |_/_/ /_/ |_|
Copyright 2014-2024 / EnjoyDigital
Copyright 2014-2015 / HKU
A small footprint and configurable SATA core
powered by Migen & LiteX
LiteSATA provides a small footprint and configurable SATA core.
LiteSATA is part of LiteX libraries whose aims are to lower entry level of complex FPGA cores by providing simple, elegant and efficient implementations of components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...
Using Migen to describe the HDL allows the core to be highly and easily configurable.
LiteSATA can be used as LiteX library or can be integrated with your standard design flow by generating the verilog rtl that you will use as a standard core.
PHY:
Core:
Frontend:
LiteSATA is already used in commercial and open-source designs:
If you want to support these features, please contact us at florent [AT] enjoy-digital.fr.
Unit tests are available in ./test/. To run all the unit tests:
$ ./setup.py test
Tests can also be run individually:
$ python3 -m unittest test.test_name
LiteSATA is released under the very permissive two-clause BSD license. Under the terms of this license, you are authorized to use LiteSATA for closed-source proprietary designs. Even though we do not require you to do so, those things are awesome, so please do them if possible:
We love open-source hardware and like sharing our designs with others.
LiteSATA is developed and maintained by EnjoyDigital.
If you would like to know more about LiteSATA or if you are already a happy user and would like to extend it for your needs, EnjoyDigital can provide standard commercial support as well as consulting services.
So feel free to contact us, we'd love to work with you! (and eventually shorten the list of the possible improvements :)
E-mail: florent [AT] enjoy-digital.fr