issues
search
esl-epfl
/
cv32e40px
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Other
2
stars
1
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Combinational loops in synthesis (cv32e40px)
#7
gonzo-sal
opened
3 weeks ago
2
fix combinatorial loop in x illegal
#6
davideschiavone
closed
1 month ago
0
updates from cv32e40p
#5
davideschiavone
closed
1 month ago
0
Fix my author email address
#4
moimfeld
closed
3 months ago
0
merge cv32e40p
#3
davideschiavone
closed
5 months ago
1
Add dualread support to core-v-xif
#2
LuigiGiuffrida98
closed
5 months ago
0
add core-v-x-if
#1
davideschiavone
closed
9 months ago
0